Thread refresh

Ariadne Conill 🐰:therian: @ariadne@treehouse.systems
replies: #2 #5

this is why i want to short $INTC, look at those core IDs :(

@lillian
in reply to #1 - replies: #3

@ariadne so do you just... have to check if the next 3 ids are unallocated and then a core is considered performance
that's horrible

Ariadne Conill 🐰:therian: @ariadne@treehouse.systems
in reply to #2 - replies: #4

@lillian the heuristic we've gone with is "CPU core ID is greater than 1 after the previous core ID"

@lillian

@ariadne I might be misunderstanding, but that seems like it would mark core 0 as efficiency and the first efficiency core as performance?

Joel Michael @jpm@aus.social
in reply to #1 - replies: #6

@ariadne oh lovely, no SMT on E-cores

Jernej Simončič � @jernej__s@infosec.exchange
in reply to #5 - replies: #7

@jpm @ariadne Don't worry, they're dropping SMT on P-cores, too.

Ariadne Conill 🐰:therian: @ariadne@treehouse.systems

@jernej__s @jpm yes, which is a good thing